

ML4002

Technical Reference

MSA Compliant 14G







Table of Contents

1.	Gene	eral Description	4
2.	QSFF	P+ family	4
3.	Func	tional Description	4
	3.1	Management Data Interface – I2C	4
	3.2 3.2.1	I2C Signals, Addressing and Frame Structure Device Addressing and Operation	
	3.3 3.3.1 3.3.2	I2C Read/Write Functionality	7
	3.4.1 3.4.2 3.4.3 3.4.4 3.4.5	Initialization Sequence ModSelL ResetL LPMode ModPrsL IntL	9 9 9
	3.5 3.5.1	QSFP+ Memory MapLower Memory Map	
	3.6 3.6.1 3.6.2 3.6.3	ML4002 Specific Functions Temperature Monitor Insertion Counter Programmable Power Dissipation & Thermal Emulation	12 12
4.	QSFI	P+ Pin Allocation	13
5.	High	Speed Signals	14
	5.1	Trace Length	. 15
	5.2	Insertion Loss graph	. 15



ML4002 QSFP+ 4x14G Passive Loopback Modules | Key Features

- Power Consumption of 3.5 W
- Operation up to 14G per lane
- Dual LED indicator
- Custom Memory Maps
- 100% at rate AC testing, on each unit
- Temperature range from 0° to 80° C
- MSA Compliant Memory Map
- High performance signal integrity traces
- Temperature Monitoring
- Insertion Counter
- Hot pluggable module
- Micro controller based

LED Indicator

Green (Solid) - Signifies that the module is operating in high power mode. **Amber (Solid)** - Signifies the module is operating in low power mode.

Operating Conditions

Recommended Operating Co	onditions					
Parameter	Symbol	Notes/Conditions	Min	Тур	Max	Units
Operating Temperature	T _A		0		80	°C
Supply Voltage	VCC	Main Supply Voltage	3.00	3.3	3.5	V
Data Rate	Rb	Guaranteed to work at 14 Gbps per lane	0		56	Gbps
Input/Output Load Resistance	RL	AC-Coupled, Differential	90	100	110	Ω
Power Class		Programmable to Emulate all power classes	0		3.5	W



1. General Description

The **ML4002** is a QSFP+ passive electrical loopback module which is a hot pluggable form factor designed for high speed testing application for QSFP+ host ports. The **ML4002** is designed for 56 Gigabit Ethernet applications and provides 4x14G RX and TX lanes, I2C module management interface and all the QSFP+ SFF hardware signals.

The **ML4002** loops back 4-lane 14 Gb/s transmit data from the Host back to 4-lane 14 Gb/s receive data port to the Host.

The **ML4002** provides programmable power dissipation up to 3.5 W allowing the module to emulate all the QSFP+ power classes. It also provides an insertion counter and a temperature sensor.

2. QSFP+ family

Function	ML4002	ML4012
Insertion Counter	Yes	No
Programmable Power Dissipation	Yes	No, set at factory
Maximum Power Dissipation	3.5 W	3.5 W
Temperature Monitor	Yes	No
Micro Controller Based	Yes	No
Eeprom Based	No	Yes
LED	Yes	Yes
Temp Range	0-80	0-70

3. Functional Description


3.1 Management Data Interface – I2C

The **ML4002** supports the I2C interface. This QSFP+ specification is based on the SFF8436 specification. Address 128 Page00 indicates the use of the QSFP+ memory map rather than the QSFP memory map.



3.2 I2C Signals, Addressing and Frame Structure

I2C Frame:



Before initiating a 2-wire serial bus communication, the host shall provide setup time on the ModSelL line of all modules on the 2-wire bus. The host shall not change the ModSelL line of any module until the 2-wire serial bus communication is complete and the hold time requirement is satisfied. The 2-wire serial interface address of the QSFP+ module is 1010000X (A0h).

In order to allow access to multiple QSFP+ modules on the same 2-wire serial bus, the QSFP+ pinout includes a ModSelL or module select pin. This pin (which is pulled high in the module) must be held low by the host to select the module of interest and allow communication over the 2-wire serial interface. The module must not respond to or accept 2-wire serial bus instructions unless it is selected.

Parameter	Symbol	Min	Max	Unit
Clock Frequency	f _{SCL}	30	400	kHz
Clock Pulse Width Low	t _{LOW}	1.2		us
Clock Pulse Width High	t _{High}	1.1		us
Time bus free before new transmission can start	t _{BUF}	20.8		us
Input Rise Time (400 kHz)	t _{R,400}	300		ns
Input Fall Time (400 kHz)	t _{F,400}	300		ns
ModSelL Setup Time	Host_select_setup	2		ms
ModSelL Hold Time	Host_select_hold	10		us



3.2.1 Device Addressing and Operation

Serial Clock (SCL): The host supplied SCL input to QSFP+ transceivers is used to positive-edge clock data into each QSFP+ device and negative-edge clock data out of each device.

Serial Data (SDA): The SDA pin is bi-directional for serial data transfer. This pin is open-drain or open-collector driven.

Master/Slave: QSFP+ transceivers operate only as slave devices. The host must provide a bus master for SCL and initiate all read/write communication.

Device Address: Each QSFP+ is hard wired at the device address A0h.

Multiple Devices per SCL/SDA: While QSFP+ transceivers are compatible with point-to-point SCL/SDA, they can share a single SCL/SDA bus by using the QSFP+ ModSelL line.

Clock and Data Transitions: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods. Data changes during SCL high periods indicate a START or STOP condition. All addresses and data words are serially transmitted to and from the QSFP+ in 8-bit words. Every byte on the SDA line must be 8-bits long. Data is transferred with the most significant bit (MSB) first.

START Condition: A high-to-low transition of SDA with SCL high is a START condition, which must precede any other command.

STOP Condition: A low-to-high transition of SDA with SCL high is a STOP condition.

Acknowledge: After sending each 8-bit word, the transmitter releases the SDA line for one-bit time, during which the receiver is allowed to pull SDA low (zero) to acknowledge (ACK) that it has received each word. Device address bytes and write data bytes initiated by the host shall be acknowledged by QSFP+ transceivers. Read data bytes transmitted by QSFP+ transceivers shall be acknowledged by the host for all but the final byte read, for which the host shall respond with a STOP instead of an ACK.

Memory (Management Interface) Reset: After an interruption in protocol, power loss or system reset the QSFP+ management interface can be reset. Memory reset is intended only to reset the QSFP+ transceiver management interface (to correct a hung bus). No other transceiver functionality is implied.

- 1. Clock up to 9 cycles
- 2. Look for SDA high in each cycle while SCL is high
- 3. Create a Start condition as SDA is high

Device Addressing: QSFP+ devices require an 8-bit device address word following a start condition to enable a read or write operation. The device address word consists of a mandatory sequence for the first seven most significant bits in Figure 1. This is common to all QSFP+ devices.

1	0	1	0	0	0	0	R/W
MSB							LSB

Figure 1: QSFP+ Device Address



The eighth bit of the device address is the read/write operating select bit. A read operation is initiated if this bit is set high and a write operation is initiated if this bit is set low. Upon compare of the device address (with ModSelL in the low state) the QSFP+ transceiver shall output a zero (ACK) on the SDA line to acknowledge the address.

3.3 I2C Read/Write Functionality

3.3.1 QSFP+ Memory Address Counter (Read AND Write Operations)

QSFP+ devices maintain an internal data word address counter containing the last address accessed during the latest read or write operation, incremented by one. The address counter is incremented whenever a data word is received or sent by the module. This address stays valid between operations as long as QSFP+ power is maintained. The address "roll over" during read and writes operations is from the last byte of the 128-byte memory page to the first byte of the same page.

3.3.2 Read Operations

A. Current Address Read

A current address read operation requires only the device address read word (10100001) be sent, see Figure 2 below.

		<-	- Q	SFP	+ A	DDR	ESS		->											
Н	S																			
0	T	M						L	R										N	S
S	Α	S						S	E										Α	Т
T	R	В						В	Α										С	0
	T								D										K	P
		1	0	1	0	0	0	0	1	0	x	x	x	x	x	x	x	х	1	
Q																				
S										Α	M							L		
F										С	S							S		
P										K	В							В		
+																				
					•		•	•			<-		DA	TA	WOR	D -		->		

Figure 2: QSFP+ Current Address Read Operation

Once acknowledged by the QSFP+, the current address data word is serially clocked out. The host does not respond with an acknowledgement, but does generate a STOP condition once the data word is read.

B. Random Read

A random read operation requires a "dummy" write operation to load in the target byte address as shown in Figure 3 below. This is accomplished by the following sequence.



						->			<-			1/1	ADD	RES	.5	->				QS	rr+	AD	DRE	55	-/		l										
							W											s																			
M	1					L	R		М							L		т	М						L	R										N	s
s	:					s	I		S							s		A	s						s	E										A	T
В	3					В	T		В							В		R	В						В	A										С	0
							E											т								р										к	P
1	. 0	1	0	0	0	0	0	0	x	x	x	x	x	x	x	x	0	<u> </u>	1	_	1	_	_	^	_		_		-								_
																				U		-	٥	U	U		U		^	^							
								A									A																				
								c									c										A	M							L		
								K									K										С	s							S		
								-																			K	В							В		
		-	-	-	_	-	-				_			-	_	-						-			-	-		<-		DA	TA	WOR	D n		->		
	E	M S B	S B	S B	S B	S B	S B B	S S I B T E	S I B T E	S	S I S B T B E E E E E E E E E E E E E E E E E	S	S I S B B T B B C C C C C C C C C C C C C C C	S I S I B T B E E E E E E E E E E E E E E E E E	S I S I B T B E E E E E E E E E E E E E E E E E	S I S I B T B C C S I C S I C S I S I S S I S I S I S	S I S I S B S B S B S B S B S B S B S B	S	S	S B S I S B S B S B S B S B S B S B S B	S B T S B S S B S S B S S B S S S S S S	S	S	S	S	S B S I S B S S B S B S B S B S B S B S	S B S I S E B A D S E B A D S E B A C C S C C C C C C C C C C C C C C C C	S I S I S B T B S B A T D T S B A A S A S A S A S A S A A S A S A A S A A C A C	S B S I S B S I S B S S E B A D S S E B A D S S E B A D S S E C S S E B A D S S E B A D S S E B A D S S E B A D S S E B A D D S S E B D D S S E B D D S S E B D D S S E B D D S S E B D D S S E B D D S S E B D D S S E B D D S S E B D D S S E B D D S S E B D D S S E B D D S S E B D D S S E B D D S S E B D D S S E B D D S S E B D D D S S E B D D D S S E B D D	S B S I S B B S S I S B S S E B A T S B S S E B A T S	S B S I S B B S S I S B S S I S S E B A T S B S S E B A T S S E B	S B S I S B S I S B S I S B S I S B S I S B S I S B S I S B S I S I	S B S I S B S I S B S I S B S I S B S I S B S I S B S I S B S I S S E B A D S I S I S I S I S I S I S I S I S I S	S B S I S B S I S B S I S B S I S B S I S B S I S B S I S B S I S S E B S I S I S I S I S I S I S I S I S I S	S B S I S B S I S B S S E B A D S S E B A	S T S B S T S B S T S B S T S S S E B S T S S E B S T S S E B S T S E B S T S E B S T S E B S T S E B S T S E B S T S E B S T S E B S T S E B S T S E B S T S E B S T S E B S T S E B S T S E B S T S E B S T S E B S T S E B S T S E B S T S E B S T S E B S E B S T S E B S T S E B S T S E B S T S E B S E B S T S E B S E B S T S E B S E B S E S E B S E S E B S E B S E S E	S

Figure 3: QSFP+ Random Read

The target 8-bit data word address is sent following the device address write word (10100000) and acknowledged by the QSFP+. The host then generates another START condition (aborting the dummy write without incrementing the counter) and a current address read by sending a device read address (10100001). The QSFP+ acknowledges the device address and serially clocks out the requested data word. The host does not respond with an acknowledgement, but does generate a STOP condition once the data word is read.

C. Sequential Read

Sequential reads are initiated by a current address read (Figure 4). To specify a sequential read, the host responds with an acknowledgement (instead of a STOP) after each data word. As long as the QSFP+ receives an acknowledgement, it shall serially clock out sequential data words. The sequence is terminated when the host responds with a NACK and a STOP instead of an acknowledgement.




Figure 4: Sequential Address Read Starting at QSFP+ Current Address

3.4 Initialization Sequence

In addition to the 2-wire serial interface the module has the following low speed pins for control and status:

3.4.1 ModSelL

The ModSelL is an input pin. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple QSFP+ modules on a single 2-wire interface bus. When the ModSelL is "High", the module will not respond to or acknowledge any 2-wire interface communication from the host and the LED will be toggling. ModSelL signal input node must be biased to the "High" state in the module.



3.4.2 ResetL

The ResetL pin is pulled to Vcc in the QSFP+ module. A low level on the ResetL pin for longer than the minimum pulse length (t_Reset_init) initiates a complete module reset, returning all user module settings to their default state. Module Reset Assert Time (t_init) starts on the rising edge after the low level on the ResetL pin is released.

During the execution of a reset (t_init) the host shall disregard all status bits until the module indicates a completion of the reset interrupt. The module indicates this by asserting "low" an IntL signal with the Data_Not_Ready bit negated. Note that on power up (including hot insertion) the module should post this completion of reset interrupt without requiring a reset.

3.4.3 LPMode

The Module enters in low power mode if the LPMode pin is in the high state. The module should be in high power mode if the LPMode pin is in the low state.

In low power mode, module will stop all power dissipation and LED changes color to Amber, in high power mode the power dissipation will be set to value written inside register 98 and LED will be green.

3.4.4 ModPrsL

ModPrsL is pulled up to Vcc_Host on the host board and grounded in the module. The ModPrsL is asserted "Low" when inserted and deasserted "High" when the module is physically absent from the host connector.

3.4.5 IntL

IntL is an output pin, when "Low", it indicates a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt using the 2-wire serial interface. The IntL pin is an open collector output and must be pulled to host supply voltage on the host board.



3.5 QSFP+ Memory Map




Figure 5: QSFP+ Memory Map



This section defines the Memory Map for QSFP+ transceiver used for serial ID, digital monitoring and certain control functions. The interface is mandatory for all QSFP+ devices.

The structure of the memory is shown in Figure 5. The memory space is arranged into a lower, single page, address space of 128 bytes and multiple upper address space pages. This structure permits timely access to addresses in the lower page, e.g. Interrupt Flags and Monitors. Less time critical entries, e.g. serial ID information and threshold settings are available with the Page Select function. The structure also provides address expansion by adding additional upper pages as needed. For example, in Figure 5 upper pages 01 and 02 are optional. Upper page 01 allows implementation of Application Select Table, and upper page 02 provides user read/write space. The lower page and upper pages 00 and 03 are always implemented.

3.5.1 Lower Memory Map

The lower 128 bytes of the 2-wire serial bus address space, see Table 6, is used to access a variety of measurements and diagnostic functions, a set of control functions, and a means to select which of the various upper memory map pages are accessed on subsequent reads. This portion of the address space is always directly addressable and thus is chosen for monitoring and control functions that may need to be repeatedly accessed. The definition of Identifier field is the same as page 00h Byte 128.

Byte Address	Description	Туре
0	Identifier (1 Byte)	Read-Only
1-2	Status (2 Bytes)	Read-Only
3-21	Interrupt Flags (19 Bytes)	Read-Only
22-33	Module Monitors (12 Bytes)	Read-Only
34-81	Channel Monitors (48 Bytes)	Read-Only
82-85	Reserved (4 Bytes)	Read-Only
86-97	Control (12 Bytes)	Read/Write
98-99	Reserved (2 Bytes)	Read/Write
100-106	Module and Channel Masks (7 Bytes)	Read/Write
107-118	Reserved (12 Bytes)	Read/Write
119-122	Password Change Entry Area (optional) (4 Bytes)	Read/Write
123-126	Password Entry Area (optional) (4 Bytes)	Read/Write
127	Page Select Byte	Read/Write



3.6 ML4002 Specific Functions

3.6.1 Temperature Monitor

The **ML4002** has an internal temperature sensor in order to continuously monitor the module temperature. The temperature sensor readings are present in low-memory registers 22-23 as specified by QSFP+ SFF. Internally measured Module temperature are represented as a 16-bit signed two's complement value in increments of 1/256 degrees Celsius, yielding a total range of –128°C to +128°C that is considered valid between –40 and +125°C. Temperature accuracy is vendor specific but must be better than ±3 degrees Celsius over specified operating temperature and voltage. Please see vendor specification for details on location of temperature sensor.

Address	Bit	Name	Description
22	ALL	Temperature MSB	Internally measured module temperature
23	ALL	Temperature MSB	Internally measured module temperature

3.6.2 Insertion Counter

The Insertion counter contains the number of times the module was plugged in a host. The insertion counter is incremented every time the module goes in initializing sequence, as it is nonvolatile it is always saved, and can be read anytime from registers 139 and 140 on memory page 2.

Address	Bit	Name	Description
139	LSB	Insertion Counter LSB	LSB unit = 1 insertion
140	MSB	Insertion Counter MSB	

3.6.3 Programmable Power Dissipation & Thermal Emulation

Register 98 is used for power control over I2C. It is an 8-bit data wide register.

The consumed power changes when the value in this register is changed, accordingly (only when in high power mode). In Low power mode the module automatically turns off PWM. The values written in this register are permanently stored. The PWM can be used for module thermal emulation.

The module contains 1 thermal spot positioned where the optical transceivers usually are in an optical module that is heated relative to the PWM register. The spot totals to 3.5 W and can be controlled using PWM, thus allowing a power consumption that covers all the range from 0 to 3.5 W with a 14 mW precision.

Address	Bit	Name	Description
98	0:7	1 W PWM controller	Power consumption varies linearly with the value set. Bits[7:0] val = 0 to 255 corresponds to 0 to 3.5 W power consumption.



4. QSFP+ Pin Allocation




Figure 6: QSFP+ Module Pin Map

Pin#	Pin name	Logic	Description
1	GND		Power Ground
2	Tx2n	CML-I	Transmitter Inverted Data Input
3	Тх2р	CML-I	Transmitter Non-Inverted Data Input
4	GND		Power Ground
5	Tx4n	CML-I	Transmitter Inverted Data Input
6	Тх4р	CML-I	Transmitter Non-Inverted Data Input
7	GND		Power Ground
8	ModSelL	LVTTL I	Module Select
9	ResetL	LVTTL I	Module Reset
10	Vcc Rx		+3.3 V Power supply receiver
11	SCL	LVCMOS – I/O	2-wire serial interface clock
12	SDA	LVCMOS – I/O	2-wire serial interface data
13	GND		Power Ground



14	Rx3p	CML-O	Receiver Non-Inverted Data Output
15	Rx3n	CML-O	Receiver Inverted Data Output
16	GND		Power Ground
17	Rx1p	CML-O	Receiver Non-Inverted Data Output
18	Rx1n	CML-O	Receiver Inverted Data Output
19	GND		Power Ground
20	GND		Power Ground
21	Rx2n	CML-O	Receiver Inverted Data Output
22	Rx2p	CML-O	Receiver Non-Inverted Data Output
23	GND		Power Ground
24	Rx4n	CML-O	Receiver Inverted Data Output
25	Rx4p	CML-O	Receiver Non-Inverted Data Output
26	GND		Power Ground
27	ModPrsl	LVTTL O	Module Present
28	IntL	LVTTL O	Interrupt
29	Vcc Tx		+3.3 V Power supply transmitter
30	Vcc1		+3.3 V Power Supply
31	LPMode	LVTTL I	Low Power Mode
32	GND		Power Ground
33	Тх3р	CML-I	Transmitter Non-Inverted Data Input
34	Tx3n	CML-I	Transmitter Inverted Data Input
35	GND		Power Ground
36	Tx1p	CML-I	Transmitter Non-Inverted Data Input
37	Tx1n	CML-I	Transmitter Inverted Data Input
38	GND		Power Ground

5. High Speed Signals

High speed signals are electrically lopped back from TX side to RX side of the module, all differential TX pairs are connected to the corresponding RX pairs, and the signals are AC coupled as specified by CFP MSA HW specs.

The Passive traces connecting TX to RX pairs are designed to support a data rate up to 14 Gbps. Trace width is 13.5 mils and 10 mils gap for differential pair with high performance PCB material.



5.1 Trace Length

Net Name	Etch Length (mils)
RX1N	821.84
RX1P	864.26
RX2N	819.72
RX2P	862.14
RX3N	508.64
RX3P	551.07
RX4N	503.34
RX4P	545.77
TX1N	920.94
TX1P	878.52
TX2N	964.92
TX2P	922.5
TX3N	613.52
ТХЗР	571.09
TX4N	578.28
TX4P	535.86

5.2 Insertion Loss graph




Figure 7: S21



Revision History

Revision number	Date	Description
0.1	6/10/2014	Preliminary
0.2	4/17/2015	Fixed Key Features title
0.2.2	7/28/2020	■ Format changes



North America

48521 Warm Springs Blvd. Suite 310 Fremont, CA 94539 USA +1 510 573 6388

Worldwide

Houmal Technology Park Askarieh Main Road Houmal, Lebanon +961 81 794 455

Asia

14F-5/ Rm.5, 14F., No 295 Sec.2, Guangfu Rd. East Dist., Hsinchu City 300, Taiwan (R.O.C) +886 3 5744 591

Innov